

1 Specification

2  
3 **METHOD AND APPARATUS FOR SPLIT GATE SOURCE SIDE INJECTION FLASH**  
4 **MEMORY CELL AND ARRAY WITH DEDICATED ERASE GATES**  
5

6 Field of the Invention

7 The present invention generally relates to memory cells and arrays, and, in particular, to  
8 flash memory cells and arrays.  
9

10 BACKGROUND OF THE INVENTION

11 Several non-volatile memory technologies have been disclosed in prior art. For  
12 example, in U.S. Patent No. 4,203,158, a non-volatile electrically alterable semiconductor  
13 memory devices is disclosed. In that device, electrical alterability is achieved by Fowler-  
14 Nordheim tunneling of charges between a floating gate and the silicon substrate through a very  
15 thin dielectric. Typically, the thin dielectric is an oxide layer with a thickness of less than 100  
16 angstroms. However, such a device requires a floating gate transistor and a separate select  
17 transistor for each storage site. Thus, necessarily, each storage site or cell is large due to the  
18 number of transistors required for each cell. Further, another disadvantage is the reliability and  
19 manufacturability problem associated with the thin oxide tunnel element between the substrate  
20 and the floating gate.

21 U.S. Patent No. 4,274,012 and 4,599,706 seek to overcome the program of reliability  
22 and manufacturability of the thin oxide tunnel element by storing charges on a floating gate  
23 through the mechanism of Fowler-Nordheim tunneling of charges between the floating gate and

1 other polysilicon gates. The tunneling of charges would be through a relatively thick inter-  
2 polyoxide. Tunneling through thick oxide (thicker than the oxide layer disclosed in U.S. Patent  
3 No. 4,203,158) is made possible by the locally enhanced field from the asperities on the surface  
4 of the polycrystalline silicon floating gate. Since the tunnel oxide is much thicker than that of  
5 the tunnel oxide between the floating gate and the substrate, the oxide layer is allegedly more  
6 reliable and manufacturable. However, this type of device normally require three layers of  
7 polysilicon gates which makes manufacturing difficult. In addition, voltage during  
8 programming is quite high and demands stringent control on the oxide integrity.

9 In the non-volatile semiconductor memory disclosed in U.S. Patent, No. 4,616,340, a  
10 select gate and a floating gate are formed on the surface portion of the substrate between a  
11 source region and the drain region also acting as a control gate through a gate oxide film. A  
12 part of a channel current is injected into the floating gate at the surface portion under the edge  
13 of the floating gate covered by the select gate.

14 U.S. Patent No. 4,698,787 discloses a device that is programmable as if it were an  
15 EPROM and erasable like and EEPROM. Although such a device requires the use of only a  
16 single transistor for each cell, it is believed that it suffers from the requirement of high  
17 programming current which makes it difficult to utilize on-chip high voltage generation for  
18 programming and erasing. Further, it is believed that such a device requires tight distribution  
19 program/erase thresholds during device generation, which results in low manufacturability  
20 yield.

21 In U.S. Patent, No. 5,023,694, floating gates with sharp edges are illustrated where the  
22 edges facilitate the tunneling of electrons between the floating gate and the control gate.

1 In U.S. Patent, No. 5,029,130, a split gate single transistor electrically programmable  
2 and erasable memory cell is disclosed. The single transistor has a source, a drain with a  
3 channel region therebetween, defined on a substrate. A first insulating layer is over the source,  
4 channel and drain regions. A floating gate is positioned on top of the first insulation layer over  
5 a portion of the channel region and over a portion of the drain region. A second insulating layer  
6 has a top wall which is over the floating gate, and a side wall which is adjacent thereto. A  
7 control gate has a first portion which is over the first insulating layer and immediately adjacent  
8 to the side wall of the second insulating layer. The control gate has a second portion which is  
9 over the top wall of the second insulating layer and is over the floating gate. Erasure of the cell  
10 is accomplished by the mechanism of Fowler-Nordheim tunneling from the floating gate  
11 through the second insulating layer to the control gate. Programming is accomplished by  
12 electrons from the source migrating through the channel region underneath the control gate and  
13 then by abrupt potential drop injecting through the first insulating layer into the floating gate.

14 U.S. Patent No. 5,045,488 discloses a method for making an electrically programmable  
15 and erasable memory device having a re-crystallized floating gate. In that method, a substrate  
16 is first defined. A first layer of dielectric material is grown over the substrate. A layer of  
17 polycrystalline silicon or amorphous silicon is deposited over the first layer. The layer of  
18 silicon is covered with a protective material and is annealed to form re-crystallized silicon. A  
19 portion of the protective material is removed to define a floating gate region. Masking oxide is  
20 grown on the floating gate region. The remainder of the protective material with the re-  
21 crystallized silicon thereunder is removed. A second layer of dielectric material is formed over  
22 the floating gate and over the substrate, immediately adjacent to the floating gate. A control  
23 gate is patterned and is formed. The drain and source regions are then defined in the substrate.

1 The scaling limit to the memory cell size of some of the above described split gate  
2 technologies can be partially attributed to the dual functional role of the control gate where the  
3 control gate serves both as the control gate as well as the erase gate. When the control gate  
4 operates as the erase gate, the voltage applied to the control gate can be as high as 14 volts.  
5 Under such scenario, in order for the memory cell to behave properly, the gate oxide must be  
6 greater than about 200 Å. This gate oxide thickness requirement (under the control gate) limits  
7 the scaling of memory cells.

8 Therefore, it would be desirable to have a novel memory cell having a structure that  
9 does not have such a limit on the scaling of the memory cell. It would be also desirable to have  
10 a method for fabricating such a memory cell and array.

#### 12 SUMMARY OF THE INVENTION

13 It is therefore an object of the present invention to provide a novel transistor structure  
14 that can be scaled without being limited by the structure of the transistor.

15 It is another object of the present invention to provide a method for manufacturing such  
16 a transistor structure.

17 It is yet another object of the present invention to provide a memory array using the  
18 transistors of the present invention.

19 It is still another object of the present invention to provide a transistor structure having a  
20 dedicated erase gate without increasing the cell size of the transistor.

21 Briefly, the present invention provides for a transistor structure having a dedicated erase  
22 gate where the transistor can be used as a memory cell. The presently preferred embodiment of  
23 the transistor comprises a floating gate disposed on a substrate and having a control gate and an

1 erase gate overlapping said floating gate, with drain and source regions doped on the substrate.  
2 By providing a dedicated erase gate, the gate oxide underneath the control gate can be made  
3 thinner and can have a thickness that is conducive to the scaling of the transistor. The overall  
4 cell size of the transistor remains the same and the program and read operation can remain the  
5 same. Both the common source and buried bitline architecture can be used. A memory circuit  
6 using the transistors of the present invention is disclosed as well for flash memory circuit  
7 applications.

8 An advantage of the present invention is that it provides a novel transistor structure that  
9 can be scaled without being limited by the structure of the transistor.

10 Another advantage of the present invention is that it provides a method for  
11 manufacturing such a transistor structure.

12 Yet another advantage of the present invention is that it provides a memory array using  
13 the transistors of the present invention.

14 Still another advantage of the present invention is that it provides a transistor structure  
15 having a dedicated erase gate without increasing the cell size of the transistor.

16 These and other features and advantages of the present invention will become well  
17 understood upon examining the figures and reading the following detailed description of the  
18 invention.

19

20

## DRAWINGS

21 Fig. 1 illustrates a schematic of the transistor of the present invention;

22 Fig. 2 illustrates the schematic for a pair of the transistors of the present invention;

1 Figs. 3a - 3d illustrate cross-sectional views of the transistor structure during various  
2 steps of the fabrication process;

3 Fig. 4 illustrates an alternative embodiment of the floating gate;

4 Figs. 5a - 5d illustrate cross-sectional views of the transistor structure during various  
5 steps of an alternate fabrication process;

6 Fig. 6 illustrates a circuit schematic for a memory circuit using the transistors of the  
7 present invention; and

8 Figs. 7a - 7f illustrate cross-sectional views of a structure during various steps of a  
9 fabrication process in forming a minute opening.

10

11 **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

12 In a presently preferred embodiment of the present invention, a novel structure for a  
13 transistor that can be used as a memory cell and the fabrication methods thereof are disclosed.

14 Fig. 1 illustrates the circuit symbol for a presently preferred transistor structure of the present  
15 invention having a drain terminal 10, a source terminal 12, a control gate 14, an erase gate 16,  
16 and a floating gate 18. In operating such a transistor, referring to Table 1, the general voltage  
17 levels for the respective operations are disclosed.

| Terminal  | Drain | Source | Control | Erase |
|-----------|-------|--------|---------|-------|
| Operation |       |        |         |       |
| Program   | 0 V   | 12 V   | 2 V     | 0 V   |
| Read      | 2 V   | 0 V    | 4 V     | 0 V   |
| Erase     | 0 V   | 0 V    | 0       | 14 V  |

18

TABLE 1

1 In the program operation, the drain terminal and erase gate are connected to ground, a 12 volt  
2 potential is applied to the source terminal and a 2 volt potential is applied to the control gate.  
3 The floating gate is coupled to the high voltage provided at the source region, and hot carriers  
4 under the floating gate and the control gate are produced in the channel region and injected into  
5 the floating gate at the corner of the floating gate as indicated at 19. In the read operation, the  
6 source terminal and the erase gate are connected to ground, a 2 volt potential is applied to the  
7 drain terminal, and a 4 volt potential is applied to the control gate. In the erase operation, the  
8 drain and source terminal and the control gate are connected to ground and a 14 volt potential is  
9 applied to the erase gate. Here, electrons are removed from the floating gate to the erase gate  
10 through the Fowler-Nordheim tunneling process.

11 Fig. 2 illustrates a schematic diagram of a pair of transistors of the present invention. In  
12 this configuration, there is an erase gate 20 disposed between the two transistors. A control  
13 gate, 22 and 24 respectively, for each of the transistors; a floating gate, 26 and 28 respectively,  
14 for each transistor; a drain terminal, 30 and 32 respectively, for each transistor; and a common  
15 source terminal 34.

16 In fabricating the pair of transistors illustrated in Fig. 2, referring to Figs. 3a-3d, a series  
17 of processing steps are carried out. Fig. 3a illustrates a cross-sectional view of a substrate 40  
18 having a first insulation layer 42 disposed thereon and having two floating gates, 44 and 46,  
19 patterned over said first insulation layer 42. A source region 48 doped between said two  
20 floating gates 44 and 46. The processing steps for forming the structure illustrated in Fig. 3a is  
21 commonly known and variations on the various aspects of the floating gate can be incorporated  
22 as well. For example, referring to Fig. 4, a floating gate having pointed edges 50 can be  
23 patterned and used in the present invention.

1 In the next steps, referring to Fig. 3b, a second insulation layer 51 is grown or deposited  
2 over the structure of Fig. 3a in order to insulate the floating gates from a second layer of poly-  
3 silicon 52 deposited over the entire area. Next, referring to Fig. 3c, the second poly-silicon  
4 layer 52 is patterned and etched to define the two control gates, 54 and 56, and the erase gate  
5 58. In the next step, referring to Fig. 3d, the respective drain regions, <sup>59</sup>58 and 60, are formed.  
6 The processing steps described above show the fabrication of the transistor pair illustrated in  
7 Fig. 2.

8 Figs. 5a-5d illustrate yet another processing method for fabricating the transistor pair  
9 shown in Fig. 2. In this alternate method in fabricating the transistor of the present invention,  
10 initial processing steps for fabricating the structure illustrated in Fig. 5a are performed. In this  
11 structure, there is a substrate 70 having floating gates, 72 and 74 respectively, disposed thereon  
12 and separated therefrom by a first insulation layer 71. Over said floating gates 72 and 74, there  
13 are control gates 76 and 78 disposed on top of and overlapping said floating gates 72 and 74  
14 and separated therefrom by a second insulation layer 79. A region 80 between said floating  
15 gates 72 and 74 is doped as a source region. From this structure, referring to Fig. 5b, a third  
16 insulation layer 82 is provided and blanketed over the entire structure to separate a third poly-  
17 silicon layer 84 from the rest of the structure. Referring to Fig. 5c, this third poly-silicon layer  
18 is then patterned to be the erase gate 86 in the shape shown in the figure. After the erase gate  
19 86 is etched, two regions of the substrate is doped to form the drain regions 88 and 90. In this  
20 manner, the desired transistor structure is formed.

21 An alternate structure (Fig. 5d) can be etched from the structure shown in Fig. 5b. In  
22 this case, referring to Fig. 5d, the erase gate 87 is etched in a manner that is about flush with the  
23 control gate 76 and 78. After this etching step, drain regions 89 and 91 are formed.



Transistors of the present invention can be laid out in a memory array using the above described process. Fig. 6 illustrates such a memory array using the transistor-pairs of the present invention. In this memory array circuit, data is received at the input buffer 94 and transmitted to the column address decoder 96 and row address decoder 98. Based on the data received, it would be a read or write operation to the designated cells. The row decoder controls the control gates through the word-lines (WLx), and controls the erase gates through the erase-lines (ELx), and the source regions through the source lines in response to the data received. The column decoder likewise controls the drain lines. With respect to the erase gates, a common erase line can be provided to erase the entire memory block to simplify the row address decoder. Note that the control circuit (row and column decoders) can be varied as desired in controlling the various lines to the memory cells. In reading the data from the memory circuit, the column decoder 96 senses the data stored in the active memory cells and these signals are sampled by the sense amplifier 95 and placed in the output buffer 97 for output.

In operating such a memory array, Table 2 lists the operating voltages for each respective line for performing the desired operations.

| Electrode             | Operation | Program | Erase | Read |
|-----------------------|-----------|---------|-------|------|
| WL (Selected)         |           | 2 V     | 0 V   | 4 V  |
| Erase Gate (Selected) |           | 0 V     | 14 V  | 0 V  |
| Source (Selected)     |           | 12 V    | 0 V   | 0 V  |
| Drain (Selected)      |           | 0 V     | 0 V   | 2 V  |
| WL (Not-Selected)     |           | 0 V     | 0 V   | 0 V  |

|                           |     |     |     |
|---------------------------|-----|-----|-----|
| Erase Gate (Not-Selected) | 0 V | 0 V | 0 V |
| Source (Not-Selected)     | 0 V | 0 V | 0 V |
| Drain (Not-Selected)      | 3 V | 0 V | 0 V |

TABLE 2

As is shown by Table 2, in operating the one or more memory cells, there are four lines associated with each of the memory cells, the word line (WL), erase gate line (EL), source line (SL), and the bit line (BL or drain line). One or more selected memory cells can be operated by properly applying the necessary voltage potential to the respective lines.

As the geometry of transistor devices continues to decrease in size, in order to create minute openings in devices (for example, the openings illustrated in Fig. 5d between 78 and 87 or 76 and 87), conventional fabrication methods are no longer capable of creating these openings. A new method must be invented to overcome this problem. As part of the present invention, a method for creating minute openings (or sub-minimum feature) in devices is presented.

Referring to Fig. 7a, a structure having a substrate 100, a first insulating layer 102, a floating gate 104, and a second polysilicon layer 106 is illustrated. Note that the floating gate 104 is made from a first polysilicon layer. The second polysilicon layer 106 is laid over the floating gate 104 and the first insulating layer 102 over the substrate 100. Referring to Fig. 7b, a second insulation layer 108 is laid over the second polysilicon layer 106. Over the second insulation layer 108 is a third polysilicon layer 110 (also referred to as the sacrificial layer). A photo-resist mask 112 is provided over selected areas of the second polysilicon layer 110 in such a manner to create the desired opening. The thickness of the sacrificial polysilicon is

1 chosen according to the desired dimension of the sub-minimum feature gap. In the next step,  
2 referring to Fig. 7c, the third polysilicon layer 110 is etched to create the block structures  
3 indicated at 114. With this structure, referring to Fig. 7d, an oxide layer 116 is deposited over  
4 the entire area. Referring to Fig. 7e, this oxide layer is etched to create spacers indicated at  
5 118-121. These spacers serve as the mask for creating the sub-minimum feature gap on the  
6 second polysilicon layer 106. The spacers are created from a well controlled process because of  
7 the etch selectivity between the insulation layer and the polysilicon layer. The width of the  
8 ultimate gap or opening is determined by the width of the spacers and the gap in the sacrificial  
9 polysilicon layer. The width of the spacer is in turn determined by the thickness of the  
10 deposited third insulation layer and the thickness of the underlying sacrificial layer. Finally, in  
11 the next step, referring to Fig. 7f, exposed polysilicon areas are etched away to create the  
12 ultimate desired opening indicated at 124. More specifically, the sacrificial polysilicon layer is  
13 totally removed. The spacers are used as masks to allow a sub-minimum gap to be etched in  
14 the second polysilicon layer, taking advantage of the etch selectivity of polysilicon layer over  
15 the insulation layer which can be as high as 30 to 1 or 100 to 1. The second insulation layer  
16 first deposited on the second polysilicon layer also serves an etch stop for the polysilicon etch.  
17 The insulation layer can also be patterned to allow other patterns to be etched in the second  
18 polysilicon other than the small gap. In relating to the novel transistor of the present invention,  
19 the structure indicated at 126 can be used as the select gate and the structure indicated at 128  
20 can be used as the erase gate.

21 Note that although the above described method refers to polysilicon layers, insulation  
22 layers, and a sacrificial layer, it is important to note that the material for the polysilicon layers  
23 and the sacrificial layer can be of any material (not limited to polysilicon) but they should have

1 similar etching rates. Similarly, while the material for the insulation layer can be of any  
2 material, it should have dissimilar etching rate from that of the polysilicon layer and the  
3 sacrificial layer. Furthermore, as part of the disclosure and practice of the present invention in  
4 creating minute openings, it may be practiced on any two types of material with dissimilar  
5 etching rates. For example, referring to Fig. 7f, the layer for creating the structures indicated at  
6 128 and 106 can be referred to as a first layer. The layer indicated at 108 and 109 can be  
7 referred to as a second layer. Referring to Fig. 7e, the layer for creating the structures indicated  
8 at 114 can be referred to as a third layer. Referring back to Fig. 7f, the layer for creating the  
9 spacers indicated at 118, 119, 120, and 121 can be referred to as the fourth layer. In accordance  
10 with the present invention, these four layers may be deposited and etched on any underlying  
11 structure in any form or shape.

12 Generally speaking, the first and third layers can be of any material and should have  
13 similar etching rate; the second and fourth layers can be of any material and should have similar  
14 etching rate. However, the material for the first and third layers versus the material for the  
15 second and fourth layers should have highly dissimilar etching rates. Materials for these layers  
16 include and are not limited to polysilicon, oxide, nitride, and metal.

17 Although the present invention has been described in terms of specific embodiments it  
18 is anticipated that alterations and modifications thereof will no doubt become apparent to those  
19 skilled in the art. It is therefore intended that the following claims be interpreted as covering all  
20 such alterations and modifications as fall within the true spirit and scope of the invention.

21 I claim: